




The „ELWIS“-concept of MHF-e for PETRA-III





local
intelligence
„ELWIS' brain“

„ELWIS' brain“
„ELWIS' brain“

(800ms),
Dig.
In/Out


DAC
16bit

2 FPGA
NI 7831R PXI




hard disk
Compact Flash

communication



ELWIS : egg laying wool milk sow



implementation I

- 28 ELWIS-moduls (PXI crates, 19 inch)
- Microsoft Windows XP
- LabVIEW (LV) 8.0 from National Instruments (NI)
- programming of NI-FPGA-cards in LabVIEW
(no VHDL-knowledge necessary!)
- communication in TINE (ethernet)
- each ELWIS module differ only in software
(modularity, CF)
- radiationtest in DORIS (one FPGA fault at 45 Gy)
- control of steppermotors (tuner in cavity)
implemented in FPGA code written by us
- the 8 channels of fast ADC (10MHz I/Q) includes
transientrecorders (800ms)



implementation II

- LV is a simple grafic software running in data flow model, at DESY in many groups often used. Without spezial knowledge we reach in teams of many colleagues (no computer scientist, but technician and engineers) pragmatic results.
- Very good TINE support at DESY.
Many TINE-VIs ready for LabVIEW.
- number of signals: ca. 1000

Anzahl pro Sender	6	2	2	1	1	1	1	Summe
ELWIS	46	15	46	30	8	12	17	145
Fast Analog Eingänge:	7	5	5	8	0	8		84
Analog Eingänge :	16	4	13	8	0	2	2	142
Digital Eingänge:	0	2	4	0	0	0	2	14
Digital Ausgänge :	12	0	12	10	8	2	3	119
Digital Ausgänge :	11	4	12	4	0	0	4	106
pro ELWIS	46	15	46	30	8	12	17	145
zu TIN bei 1 Sender	276	30	92	20	8	22	17	330
Gesamtanlage								


SECURITY: paranoid naive isolated net. authorization of active switching will manage TINE

FPGA stability:


example: since 2007-03-21 in DORIS-tunnel

<http://mhfexpelwis03.desy.de/Dosimentor.html>








example of a LabVIEW-program



example of writing FPGA-code in LabVIEW



fast ADC card



test of a cavity-ELWIS

